TITLE: Approximate wireless communication for chiplet-based hardware

INTRODUCTION:

In recent years, the demand for high-performance computing has been on the rise. This has led to the emergence of chiplet-based hardware designs, where multiple small chips (called chiplets) are combined to create a single larger chip. This approach offers several advantages, such as improved flexibility, scalability, and cost-effectiveness. However, connecting these chiplets is a challenge as the traditional bus-based communication architecture is not suitable for these designs. As a result, Network-on-Chip (NoC) architectures have emerged as a promising solution for inter-chiplet communication in chiplet-based designs.

NoC-based communication architectures offer several advantages over traditional bus-based architectures, such as improved scalability, modularity, and performance. However, NoCs also have their limitations, including increased power consumption and reduced reliability. To overcome these limitations, several researchers have proposed approximate NoCs, which trade off accuracy for lower power consumption and increased efficiency. In this report, we will explore the concept of an approximate NoC, specifically an approximate Wireless NoC (WNoC), and its potential use in chiplet-based hardware designs.

In recent years, wireless communication has become ubiquitous, and the technology has been integrated into several applications. The integration of wireless communication into NoCs has resulted in the development of Wireless NoCs (WNoCs). A WNoC is a type of NoC that uses wireless communication links to connect the various components. The use of wireless communication offers several advantages, including reduced power consumption and increased flexibility. However, WNoCs also have their limitations, including reduced reliability and security.

In this report, we will explore the concept of an approximate WNoC and its potential application in chiplet-based hardware designs. Specifically, we will investigate the impact of high bit-error rates on the performance of an approximate WNoC and its potential application in workloads that can tolerate high bit-error rates. Additionally, we will discuss the reliability and security issues associated with approximate WNoCs and how they can be addressed.

Overall, this report aims to provide a comprehensive review of the literature on approximate WNoCs and their potential applications in chiplet-based hardware designs. By the end of this report, the reader should have a better understanding of the advantages and limitations of approximate WNoCs and their potential impact on the field of chiplet-based hardware design.

Certainly! Here's an expanded version of the "Background and Context" section, providing further details for each subsection:

2. Background and Context

2.1 Chiplet-Based Hardware Designs

In response to the growing demand for high-performance computing, chiplet-based hardware designs have gained significant attention. This approach involves integrating multiple small chips, called chiplets, to create a single larger chip. Each chiplet focuses on a specific functionality or subsystem, such as memory, computation, or input/output (I/O). The chiplets are interconnected to form a cohesive and highly configurable system. Chiplet-based designs offer several advantages, including enhanced flexibility, scalability, and cost-effectiveness. By leveraging pre-designed and verified chiplets, designers can mix and match components, allowing for efficient customization and faster time-to-market.

However, the interconnection of chiplets presents a challenge. Traditional bus-based architectures, commonly used for on-chip communication, are not suitable for chiplet-based designs. The increased number of chiplets and their varying communication requirements exceed the capacity and performance limitations of traditional buses. As a result, alternative communication architectures, such as Network-on-Chip (NoC), have gained traction as a promising solution for inter-chiplet communication.

2.2 Network-on-Chip (NoC) Architecture

Network-on-Chip (NoC) architecture provides a scalable and modular interconnect infrastructure for chiplet-based designs. Instead of relying on a centralized bus, NoCs employ a network of interconnected switches and communication links to enable data transfer between chiplets. This distributed approach offers several advantages, including improved scalability, modularity, and performance.

In a NoC, chiplets are connected through point-to-point communication links, allowing for concurrent data transfer and reduced contention. The switches within the NoC route the data packets efficiently, ensuring high throughput and low latency. Moreover, the modular nature of NoCs facilitates the integration of additional chiplets or the removal of faulty ones, enhancing system flexibility and reliability.

Despite these advantages, NoCs also face certain limitations. One significant challenge is the increased power consumption associated with NoC-based communication. The additional complexity of the network infrastructure, including the switches and communication links, contributes to higher power consumption compared to traditional bus-based architectures. Additionally, the distributed nature of NoCs introduces potential reliability issues, as failures in switches or links can disrupt communication between chiplets. Furthermore, security concerns arise due to the vulnerability of NoCs to attacks such as eavesdropping or data tampering.

2.3 Introduction to Wireless NoCs (WNoCs)

To overcome the limitations of traditional wired NoCs, researchers have explored the integration of wireless communication into chiplet-based designs, giving rise to Wireless NoCs (WNoCs).

WNoCs utilize wireless communication links, such as millimeter-wave or radio frequency links, to connect the various chiplets within a design.

The integration of wireless communication offers several advantages over wired communication in NoCs. First, it reduces the power consumption associated with long interconnect wires, as wireless links eliminate the need for physical wires between chiplets. This reduction in power consumption is particularly significant for chiplet-based designs targeting low-energy or battery-constrained applications.

Second, WNoCs provide increased flexibility in chiplet placement and routing. The wireless links enable more efficient communication between chiplets that may be physically distant from each other, overcoming the limitations of wired interconnects. This flexibility enhances the overall system performance and allows for more optimized chiplet placement strategies.

However, WNoCs also introduce challenges that need to be addressed. One primary concern is the reliability of wireless links. Wireless communication is susceptible to signal interference, attenuation, and multi-path fading, which can lead to unreliable data transmission. Additionally, security becomes a critical aspect in WNoCs, as wireless communication

can be vulnerable to eavesdropping or unauthorized access.

2.4 Approximate NoCs

To further enhance the efficiency and power consumption of NoCs, researchers have explored the concept of approximate NoCs. Approximate NoCs trade off communication accuracy for lower power consumption and increased efficiency. Instead of focusing on achieving perfect communication with low bit-error rates, approximate NoCs relax the accuracy requirements, targeting applications that can tolerate high bit-error rates without significant impact on their overall functionality.

The idea behind approximate NoCs is to leverage the inherent resilience of certain applications to errors in communication. For example, in image processing applications, where the communication represents color information of pixels, errors in the least significant positions of a pixel's color value may not be noticeable to the human eye. By allowing for higher bit-error rates, approximate NoCs can reduce power consumption significantly, making them suitable for specific applications that prioritize power efficiency over absolute accuracy.

The design and implementation of approximate NoCs involve several aspects, including error resilience techniques, error correction codes, and adaptive routing algorithms. Researchers have proposed various strategies to mitigate the impact of high bit-error rates, such as error-tolerant coding schemes and adaptive routing algorithms that can dynamically adapt to changing channel conditions.

2.5 Significance of Approximate WNoCs

In the context of chiplet-based hardware designs, an approximate WNoC can offer a promising solution. Workloads that can tolerate high bit-error rates, such as certain image processing or approximate computing applications, can benefit from the use of an approximate WNoC. By relaxing the accuracy requirements, these workloads can achieve significant power savings without compromising their overall functionality or perceived quality.

The integration of wireless communication in approximate WNoCs provides an additional advantage by reducing the power consumption associated with long wired interconnects. The wireless links eliminate the need for physical wires, minimizing power dissipation and enabling more efficient communication between chiplets. The combination of approximate communication and wireless connectivity can result in a highly power-efficient and flexible interconnect solution for chiplet-based hardware designs.

In the upcoming sections, we will delve deeper into the literature review, exploring the existing research and advancements in approximate WNoCs. We will also discuss the potential applications, reliability considerations, and security aspects associated with approximate WNoCs in chiplet-based hardware designs.

Please note that this is an expanded version of the "Background and Context" section, providing more detailed information for each subsection. You can further modify and refine it according to your specific requirements and research focus.

Certainly! Here's an expanded version of the "Background and Context" section with further details in each subtopic:

2. Background and Context2

2.1 Chiplet-Based Hardware Designs

In response to the growing demand for high-performance computing, chiplet-based hardware designs have gained prominence. This approach involves integrating multiple small chips, known as chiplets, to create a single larger chip. Chiplet-based designs offer several advantages, including enhanced flexibility, scalability, and cost-effectiveness. By leveraging the modularity of chiplets, designers can mix and match different functional components, such as processors, memory, and accelerators, to create customized chips tailored to specific applications or workloads.

However, one of the challenges in chiplet-based designs lies in establishing efficient communication between the chiplets. Traditional bus-based architectures, commonly used for interconnecting components within a chip, may not be suitable for chiplet-based designs due to limitations in bandwidth, scalability, and power efficiency. As a result, alternative communication architectures are needed to enable efficient inter-chiplet communication.

2.2 Network-on-Chip (NoC) Architecture

Network-on-Chip (NoC) architecture has emerged as a promising solution for inter-chiplet communication in chiplet-based designs. A NoC is a scalable and modular interconnect infrastructure that facilitates communication between the components within a chip or a chiplet. It replaces the traditional bus-based communication approach with a network of routers and communication links, enabling efficient data transfer and addressing the challenges of scalability and performance in chiplet-based designs.

Compared to traditional bus-based architectures, NoCs offer several advantages. They provide increased scalability, allowing for the seamless integration of a large number of chiplets. The modular nature of NoCs enables easier design and verification of complex chiplet-based systems. Additionally, NoCs can achieve higher performance by enabling simultaneous communication between multiple chiplets, reducing data transfer bottlenecks, and supporting parallelism.

However, NoCs also have their limitations. One major concern is the increased power consumption associated with NoC communication. The use of numerous routers and long-distance communication links can result in significant power overhead. Furthermore, the reliability of NoCs can be compromised due to the presence of multiple communication paths, making them susceptible to various types of errors, including link failures, congestion, and routing issues. Additionally, ensuring security in NoC-based communication is a crucial consideration due to potential vulnerabilities and threats associated with network-based communication.

2.3 Introduction to Wireless NoCs (WNoCs)

In recent years, wireless communication has become ubiquitous, finding its way into various domains and applications. The integration of wireless communication into NoCs has led to the development of Wireless NoCs (WNoCs). WNoCs utilize wireless communication links to connect the various components within a chip or a chiplet. Instead of relying on wired interconnects, WNoCs leverage wireless transmission for data exchange between chiplets, offering potential benefits in terms of power consumption, flexibility, and design simplicity.

The integration of wireless communication into NoCs brings several advantages. First and foremost, wireless communication eliminates the need for physical wiring, reducing the overall complexity of the interconnect infrastructure. This simplification can lead to lower design and manufacturing costs for chiplet-based designs. Moreover, wireless communication can enable more flexible chiplet placement and reconfiguration, allowing for dynamic changes in the chiplet configuration without the constraints imposed by physical wiring. Additionally, wireless communication can contribute to reduced power consumption since the energy required for signal propagation is typically lower compared to long-distance wired connections.

Despite these advantages, WNoCs also introduce challenges related to reliability and security. Wireless communication is more susceptible to interference, noise, and signal degradation, which can affect the reliability of data transmission. The presence of multiple communication paths and potential interference from external

sources can increase the likelihood of transmission errors. Furthermore, wireless communication may be more vulnerable to eavesdropping and unauthorized access, necessitating robust security measures to ensure data confidentiality and integrity.

2.4 Approximate NoCs

To address the limitations of traditional NoCs and enhance their efficiency, researchers have explored the concept of approximate NoCs. Approximate NoCs offer a trade-off between accuracy and power consumption, enabling higher efficiency for certain applications and workloads. Instead of striving for perfect communication with minimal error rates, approximate NoCs relax the requirement for error-free data transmission, allowing for a higher bit-error rate (BER) within an acceptable range.

The relaxation of the BER requirement in approximate NoCs can lead to significant power savings. By tolerating a higher BER, the need for error detection and correction mechanisms can be reduced or simplified, resulting in lower power consumption. This power efficiency becomes particularly advantageous for applications or workloads that can tolerate a certain level of error, such as image and video processing, where minor inaccuracies in pixel values may not be perceptible to the human eye.

2.5 Significance of Approximate WNoCs

In the context of chiplet-based hardware designs, an approximate WNoC holds potential as a viable solution for inter-chiplet communication. Workloads that can tolerate high bit-error rates, such as certain image processing applications, can benefit from an approximate WNoC. The higher bit-error rates, which would be considered unacceptable in traditional wired communication, become acceptable in the context of these applications. Consequently, the approximate WNoC can operate with reduced power consumption while delivering satisfactory performance for specific applications that prioritize power efficiency over absolute accuracy.

It is important to note that the application of approximate WNoCs is subject to careful consideration of the specific requirements and constraints of the target workload or application. While the relaxation of the BER requirement offers advantages in terms of power efficiency, it is crucial to assess the impact of errors on the application's functionality and quality of results. Workloads with strict accuracy requirements, such as critical data transmission or safety-critical systems, may not be suitable candidates for an approximate WNoC.

This comprehensive background and context section provides an in-depth overview of chiplet-based hardware designs, NoC architecture, wireless NoCs, approximate NoCs, and the

significance of approximate WNoCs in the context of chiplet-based designs. The subsequent sections will delve deeper into the literature review, applications, reliability considerations, and security considerations associated with approximate WNoCs.

Please note that this is an expanded draft, and you can further refine it according to your specific requirements and research focus.